MICHAEL J. HALL

(618) 610-4253 (Mobile) mhall24@wustl.edu

EDUCATION		
Washington University in	St. Louis (WUSTL)	St. Louis, MO
Degree:	Doctor of Philosophy in Computer Engineering	May 2015
Thesis topic:	Utilizing Magnetic Tunnel Junction devices in digital	systems
Advisor:	Dr. Roger Chamberlain	
Co-advisor:	Dr. Viktor Gruev	
Grade Point Average:	4.0 / 4.0	
Southern Illinois Universi	ty Edwardsville (SIUE)	Edwardsville, IL
Degree:	Master of Science in Electrical Engineering	December 2007
M.S. thesis topic:	Integrated circuit for the detection of ionizing radiation	n
Advisor:	Dr. George Engel	
Grade Point Average:	4.0 / 4.0	
Southern Illinois Universi	ty Edwardsville (SIUE)	Edwardsville IL
Degree	Bachelor of Science in Computer Engineering	May 2006
Minors:	Mathematics	101dy 2000
winors.	Computer Science	
Grada Point Average:		
Cigoo Notwork Acadomy	4.07 4.0	
Cisco Network Academy	Ciano Contified Naturally Associate (availed)	Juna 2002
Certification:	Cisco Certified Network Associate (expired)	June 2002
ENGINEERING EXPERIENCE		
PMA Algorithm Design	OpenVault	2021 - 2024
Activities	• Implemented whitenapers on Profile Management A	$\frac{2021}{\text{PMA}}$
Activities.	algorithm in Python	
	Ecoturos includo K Maans machino laerning, profilo	sagmontation
	- Teatures include K-infeatis inachine featining, profile	and scoring
	algorithm, prome assignments, statistics calculations,	and scoring
	Tunction.	161
	• Interact with database, transform data into the require	ed form, and
	report results.	
DevOps framework	OpenVault	2022 - 2023
Activities:	• Built a central metrics collector system for DevOps r	nonitoring of
	products.	e
	• Setup Ubuntu host system with Linux Containers (L)	XC) for running
	services. Services include Prometheus. Grafana, Ngin	x. Postfix.
	Prometheus exporters and SSH tunnels	
	 Deploy services via Docker compose for easy deploy 	ment and
	ungrades	
	upgrudes.	
Test Chip Design	Washington University	2011 - 2015
Activities:	 Designed a magnetic tunnel junction (MTJ) read circ 	cuit for evaluating
	the feasibility of magnetic global clocking.	
	• Designed and fabricated a prototype test chip in a 3 i	netal 2 poly
	(3M2P) 0.5 µm process.	
	• Designed and fabricated a PCB board and interfaced it with an Opal	
	Kelly FPGA board.	*
	• Developed custom FPGA firmware and custom Pyth	on software.
	• Evaluated MTJ read circuit experimentally with prot	otype setup.
		21 F
FPGA Controller	wasnington University Radiochemistry group	2008 - 2010
Activities:	• Developed an FPGA controller for interfacing with a	and acquiring data
	trom channels in an experimental system used for the	detection of
	ionizing radiation.	

PCB Board Design Activities:	 Optical communications using image sensor Designed a PCB prototype board for an image sensor and emitting diode (LED) that communicates optically over a distance optically over a distance optical optical	May 2009 a light- istance.
IC Design Activities:	 Washington University Radiochemistry group Designed, analytical modeled, and simulated a pulse-shap discrimination (PSD) chip for use in nuclear physics experi 	2006 – 2007 ne ments.

TEACHING EXPERIENCE

Washington University in St. Louis (WUSTL)		S	t. Louis, MO
Lecturer	CSE 560M Computer Systems Architecture I		Fall 2024
	CSE 362M Computer Architecture		Fall 2024
	ESE 498 Electrical Engineering Capstone Des	ign Projects	Fall 2024
Adjunct Instructor	CSE 132 Intro to Computer Engineering		Fall 2023
-		Spring 202	20, Fall 2020
	CSE 560M Computer Systems Architecture I	Fall 202	21, Fall 2022
Teaching Assistant	CSE 567M Computer Systems Analysis	Spring 2011,	Spring 2013

GRADUATE DEFENSE COMMITTEES

- 1. Varad Deouskar, *Adapt Dashboard and Visualizer*, Master's Project Defense, Master of Science in Computer Science, Washington University in St. Louis, December 16, 2024.
- 2. Zaid Ahmed, *Compressing Context for Large Language Models*, Master's Project Defense, Master of Science in Computer Engineering, Washington University in St. Louis, December 13, 2024.

WORK EXPERIENCE

Washington University in	n St. Louis	September 2024 – Present	St. Louis, MO
Position:	Lecturer		
Departments:	Computer Scien	ce & Engineering	
	Electrical & Sys	tems Engineering	
Responsibilities:	 Teach and mar 	age courses, lecture on topics, manage	TAs, proctor
	exams, grade stu	ident work, and hold office hours	
	• Develop cours	e materials	
	 Advise student 	s and write recommendation letters	
Washington University in	n St. Louis	January 2020 – August 2024	St. Louis, MO
Position:	Adjunct Instruct	or	
Courses:	CSE 132 and CS	SE 560M	
Responsibilities:	 Teach and mar 	age courses, lecture on topics, hold rec	citation reviews,
	manage TAs, pr	octor exams, grade student work, and h	old office hours
	 Develop new c 	ourse assignments	
	 Write recommendation 	endations for students	
OpenVault		December 2021 – August 2024	Jersey City, NJ
Position:	Software Engine	eer	
Responsibilities:	 Built the whole 	e application DevOps framework	
	 Built and main optimization pro 	tained the core machine learning algor duct	ithm for network
	 Highly engage 	d in design and architecture at the high	est level
	 Team leader m 	entoring of advanced machine learning	5
	 Designed and of 	optimized database infrastructure	
	 Backend softw 	are engineering	
	 Data science w 	ith machine learning, dashboards, data	bases, and
	statistics		
	 Deep topic rese 	earch	
	 Going from wh 	nite paper to working product	

VelociData		March 2015 – December 2021	St. Louis, MO
Position: Responsibilities:	 Hardware Engined Develop high-perincluding fast protoprocessing, network collectors Measure system A polygo data with 	er erformance algorithms, component tocol parsing, fast output generation rk packet processing, and IPDR ar performance, identify bottlenecks	s, and systems on, parallel nd Netflow , and optimize
	• Analyze data wi	in statistics and generate visualization	lions
Hailey Hall Art Position: Responsibilities:	Vice-President wi • Edit and publish • Do market resea • Host and mainta • Setup POS syste	October 2023 – Present th Technical Lead <i>An Aunt's Animal Alphabet</i> book rch, optimize book metadata, and in author website em for sales, and manage financials	St. Louis, MO by Hailey Hall get editorial reviews
Technical Editor Book: Responsibilities:	The Art of Compu Experimental Des • Review each cha	April 2014 – Present ater Systems Performance Analysis ign, Measurement, Simulation, and apter for technical correctness	St. Louis, MO s: Techniques for d Modeling
Ĩ	 Solve every examination of the second seco	mple and problem, and verify equa lo techniques revise as necessary for consistency	tions via derivation
Statistics Tutor Course: Responsibilities:	SOSC 341, Under • Explained statist prepared for quizz	June 2019 – July 2019 rstanding Statistical Inference rics concepts, worked examples an res and exams	St. Louis, MO d problems, and
Washington University in Position: Research Areas:	St. LouisGraduate ResearchDigital logic desContext-switche	January 2008 – Spring 2015 h Assistant ign using magnetic devices d hardware blocks	St. Louis, MO
VelociData Position: Responsibilities:	Hardware Engined • Designed and im SystemVerilog us • Verified correction	May 2013 – December 2013 ering Intern plemented an SHA cryptographic ing C-slow techniques ness with randomized tests written	St. Louis, MO hash function in in C++
MIT Lincoln Laboratory Position: Responsibilities:	Summer Intern • Designed a high	June 2012 – August 2012 June 2011 – August 2011 -speed digital implementation of a	Lexington, MA
DRS Sustainment Systems Position: Responsibilities:	synchronization a s Electrical Enginee • Designed, analy:	Igorithm in VHDL May 2009 – August 2009 ering Intern zed, and simulated a servo amplific	St. Louis, MO
Southern Illinois Universi Position: Responsibilities:	ty Edwardsville Research Assistan • Designed new pr • Revised and fabr (HINP16C) chip • Maintained lab c	May 2006 – December 2007 at ulse-shape discrimination (PSD) cl ricated the heavy-ion nuclear phys computers and Cadence design too	Edwardsville, IL hip ics, 16 channel ls

Alton Steel, Inc.	May 2004 – January 2008	Alton, IL
Position:	Computer Programmer	
Responsibilities:	 Developed Visual Basic frontend database applica 	tions, backend
	database SQL scripts, and Crystal Reports	
	 Interacted with users to determine program require 	ements

PRESENTATIONS

- "Using M/G/1 Queueing Models with Vacations to Analyze Virtualized Logic Computations," Presented at the 33rd IEEE International Conference on Computer Design, New York, NY, USA, October 19, 2015.
- "Utilizing Magnetic Tunnel Junctions in Digital Systems," Dissertation Defense, Presented in the Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, April 10, 2015.
- "Performance Modeling of Virtualized Custom Logic Computations," Presented in the Doctoral Student Seminar, Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, March 7, 2014.
- "Evaluating MTJ Benefits and Utilizing Context-Switched Hardware for Designing Magnetologic Circuits," Dissertation Proposal Defense, Presented in the Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, May 23, 2013.
- "Building Virtualized Hardware Blocks in Digital Systems," Presented in the Doctoral Student Seminar, Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, November 13, 2012.
- "Performance of a Resistance-To-Voltage Read Circuit for Sensing Magnetic Tunnel Junctions," Presented at the 55th IEEE International Midwest Symposium on Circuits and Systems, Boise, Idaho, USA, August 7, 2012.
- "Approaches for Designing Context-Switched Deeply Pipelined Circuits," Presented in the Doctoral Student Seminar, Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, November 4, 2011.
- 8. "Noise Analysis of a Current-Mode Read Circuit for Sensing Magnetic Tunnel Junction Resistance," Presented at IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, Brazil, May 17, 2011.
- 9. "Design of a Current-Mode Read Circuit for Use in Magnetologic," Presented in the Doctoral Student Seminar, Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, September 10, 2010.
- "Magnetic Random Access Memory (MRAM)," Oral Qualifications, Presented in the Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, November 11, 2009.
- 11. "Globally Clocked Magnetic Logic Circuits," Presented at IEEE International Magnetic Conference, Sacramento, CA, USA, May 5, 2009.
- "An Introduction to Magnetologic," Presented in the Doctoral Student Seminar, Dept. of Computer Science & Engineering, Washington University in St. Louis, St. Louis, MO, USA, March 6, 2009.
- "Design Considerations in Systems Employing Multiple Charge Integration for the Detection of Ionizing Radiation," Masters Thesis Defense, Department of Electrical and Computer Engineering, Southern Illinois University Edwardsville, Edwardsville, IL, USA, December 13, 2007.
- 14. "Development of a Multi-Channel Integrated Circuit for Use in Nuclear Physics Experiments Where Particle Identification is Important", Presented in the Central States Universities

Incorporated Research Conference, held at Argonne National Laboratory, Lemont, IL, USA, November 2, 2007.

15. "Development of a Multi-Channel Integrated Circuit for Use in Nuclear Physics Experiments Where Particle Identification is Important", Presented at SIUE Graduate Student Research Symposium, Southern Illinois University Edwardsville, Edwardsville, IL, USA, April 3, 2007.

PUBLICATIONS

- 1. Hailey K. Hall, *An Aunt's Animal Alphabet*, Michael J. Hall, Ed. Hailey Kathleen Hall: St. Louis, 2023. [Online]. Available: https://www.haileyhall.art/aaaa-book
- Michael J. Hall, Neil E. Olson, and Roger D. Chamberlain, "Utilizing Virtualized Hardware Logic Computations to Benefit Multi-User Performance," *Electronics* 2021, 10(6), 665, Mar 2021.
- 3. Michael J. Hall, Viktor Gruev, and Roger D. Chamberlain, "Characterization of a binary output resistance-to-voltage read circuit for sensing magnetic tunnel junctions," *IEEE Sensors Journal*, vol. 18, no. 3, pp. 1023–1031, Feb 2018.
- 4. Michael J. Hall, and Roger D. Chamberlain. "Using M/G/1 queueing models with vacations to analyze virtualized logic computations," in *2015 33rd IEEE Int'l Conf. on Computer Design* (*ICCD*), Oct. 2015, pp. 78–85.
- Michael J. Hall. "Utilizing Magnetic Tunnel Junction Devices in Digital Systems," Ph.D. dissertation, Dept. of Computer Science and Engineering, Washington University in St. Louis, May 2015.
- 6. Michael J. Hall, Roger D. Chamberlain. "Performance modeling of virtualized custom logic computations," in *Proc. of the 25th IEEE Int'l Conf. on Application-specific Systems Architectures and Processors (ASAP)*, Jun. 2014.
- 7. Michael J. Hall, Roger D. Chamberlain. "Performance modeling of virtualized custom logic computations," in *Proc. of the 24th ACM Int'l Great Lakes Symposium on VLSI*, 2014.
- 8. Michael J. Hall, Viktor Gruev, Roger D. Chamberlain. "Performance of a resistance-to-voltage read circuit for sensing magnetic tunnel junctions," *Circuits and Syst. (MWSCAS), 2012 IEEE* 55th Int. Midwest Symp., August 2012.
- 9. Michael J. Hall, Viktor Gruev, Roger D. Chamberlain. "Noise analysis of a current-mode read circuit for sensing magnetic tunnel junction resistance," *Circuits and Syst. (ISCAS), 2011 IEEE*, May 2011.
- Linda M. Engelbrecht, Albrecht Jander, Pallavi Dhagat, Michael J. Hall. "A toggle MRAM bit modeled in Verilog-A," *Solid-State Electronics*, vol. 54, no. 10, pp. 1135 – 1142, Oct. 2010. Selected Papers from ISDRS 2009.
- 11. Roger Chamberlain, Mark Franklin, Eric Tyson, James Buckley, Jeremy Buhler, Greg Galloway, Saurabh Gayen, Michael Hall, Berkley Shands, and Naveen Singla. "Auto-Pipe: Streaming applications on architecturally diverse systems," *Computer*, vol. 43, pp. 42 49, 2010.
- George L. Engel, Michael J. Hall, Justin M. Proctor, Jon M. Elson, Lee G. Sobotka, Rebecca S. Shane, Robert J. Charity. "Design and performance of a multi-channel, multi-sampling, PSDenabling integrated circuit," *Nuclear Instruments and Meth. A*, vol. 612, no. 1, pp. 161 – 170, 2009.
- 13. Raphael Njuguna, Michael Hall, and Vicktor Gruev. "Low power CMOS image sensor with programmable spatial filtering," in *IEEE Sensors 2009*, 2009, pp. 189 192.
- Naveen Singla, Michael Hall, Berkley Shands, and Roger D. Chamberlain. "Financial Monte Carlo simulation on architecturally diverse systems," in *Workshop on High Perf. Comput. Finance, 2008. WHPCF 2008.*, 2008, pp. 1 – 7.
- 15. Michael J. Hall. "Design Considerations in Systems Employing Multiple Charge Integration for the Detection of Ionizing Radiation," M.S. Thesis, Dept. of Elect. Eng., SIUE, Dec 2007.

TECHNICAL SKILLS

Hardware:	Digital Design, FPGA Synthesis, PCB Design & Layout, IC Design & Layout, Digital
	Signal Processing, Microcontrollers, Soldering, Computer Networking
Languages:	C/C++, Visual C++, Visual Basic .NET, Python, Verilog, SystemVerilog, VHDL,
	SQL, Bash
Software:	Cadence IC design tools, PSpice, Xilinx Vivado, Intel Quartus, ModelSim, Synplicity,
	Mathcad, Mathematica, MATLAB, Python scientific libraries (numpy, scipy,
	matplotlib, pandas), Jupyter notebooks, Nginx, Django, PostgreSQL, Grafana,
	Prometheus, Jetbrain IDE tools (PyCharm, CLion, DataGrip, IntelliJ), SQL Server
	2000, Git, Subversion, Windows (10, 7, XP, 2003 Server), FreeBSD, Linux, ZFS,
	Linux Containers (LXC), Docker, Docker Compose, Terraform, Adobe InDesign,
	Gimp, WordPress