

Magnetic Random Access Memory (MRAM)

Michael Hall Advisor: Dr. Roger Chamberlain Washington University in St. Louis

November 11, 2009



Paper Choices

Slaughter 2009

- MRAM devices
- Commercial feasibility

Zhao et al. 2009

• FPGA architecture using TAS-MRAM

Durlam et al. 2003

• MRAM memory array architecture



Paper Choices

Slaughter 2009

- MRAM devices
- Commercial feasibility

Zhao et al. 2009

• FPGA architecture using TAS-MRAM

Durlam et al. 2003

• MRAM memory array architecture

Goals

 To build commercially feasible memory and FPGA circuits



Paper Choices

Slaughter 2009

- MRAM devices
- Commercial feasibility

Zhao et al. 2009

• FPGA architecture using TAS-MRAM

Durlam et al. 2003

• MRAM memory array architecture

Goals

- To build commercially feasible memory and FPGA circuits
- To discuss existing research efforts
- To identify potentially new research areas

Outline

What is MRAM?

MRAM devices

Memory Architecture

FPGA Architecture

Research Questions



What is MRAM?

- Magnetic Random Access Memory (MRAM)
- Operates using principles in thin-film magnetics
- Potential to compete with existing memory technologies (eg. DRAM, SRAM) in terms of power and speed



What is MRAM?

- Magnetic Random Access Memory (MRAM)
- Operates using principles in thin-film magnetics
- Potential to compete with existing memory technologies (eg. DRAM, SRAM) in terms of power and speed

Characteristics

- Nonvolatile
- No static power dissipation
- High write endurance (> 10¹⁵)
- High density



What is MRAM?

- Magnetic Random Access Memory (MRAM)
- Operates using principles in thin-film magnetics
- Potential to compete with existing memory technologies (eg. DRAM, SRAM) in terms of power and speed

Characteristics

- Nonvolatile
- No static power dissipation
- High write endurance (> 10¹⁵)
- High density

Goals for MRAM devices

- Higher speed
- Lower power
- Higher reliability
- Scalable

Outline

What is MRAM?

MRAM devices

Memory Architecture

FPGA Architecture

Research Questions





- Uses field-induced magnetic switching (FIMS) using currents through perpendicular conductors
- High power consumption (large write currents)
- Unidirectional word line current
- Bidirectional bit line current





- Uses field-induced magnetic switching (FIMS) using currents through perpendicular conductors
- High power consumption (large write currents)
- Unidirectional word line current
- Bidirectional bit line current





- Uses field-induced magnetic switching (FIMS) using currents through perpendicular conductors
- High power consumption (large write currents)
- Unidirectional word line current
- Bidirectional bit line current

Durlam 2003





- Uses field-induced magnetic switching (FIMS) using currents through perpendicular conductors
- High power consumption (large write currents)
- Unidirectional word line current
- Bidirectional bit line current

Durlam 2003



Half-Select Problem

- In a memory array, a cell is selected by driving current into the word line for a row and the bit line for an column.
- The selected device is at the intersection of the row and column.
- All other devices in the same row or column are half-selected.



Slaughter 2009



					FFGA	
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns ⁽¹⁾			
SRAM	0.151 nJ	146 F ²	4.7 ns			
DRAM	0.570 nJ	21 F ²	5.8 ns			
Flash		< 21 F ²				

⁽¹⁾ This time is for an entire write cycle to memory.

EDC





- A write toggles the output state
- Unidirectional write currents
- No half-select problem

Slaughter 2009

16



Figure 12

Schematic of a toggle MRAM bit with the field sequence used to switch the free layer from one state to the other. The fields, H_1 , $H_1 + H_2$, and H_2 , are produced by passing currents, i_1 and i_2 , through the write lines.

Slaughter 2009



Toggle MRAM

- Measured switching from 4Mb Toggle-MRAM test chip
- No single field along one axis will cause a toggle to occur



Slaughter 2004 Presentation



					FPGA	
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns $^{(1)}$			
Toggle			Less than 25 ns ⁽¹⁾			
SRAM	0.151 nJ	146 F ²	4.7 ns			
DRAM	0.570 nJ	21 F ²	5.8 ns			
Flash		< 21 F ²				





- Bidirectional bit line current
- Very low power consumption
- Slow write times

20



					FPGA	
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns $^{(1)}$			
Toggle			Less than 25 ns $^{(1)}$			
TAS	0.124 nJ		25 ns prog. latncy.			
SRAM	0.151 nJ	146 F ²	4.7 ns			
DRAM	0.570 nJ	21 F ²	5.8 ns			
Flash		< 21 F ²				



STT-MRAM

Material Stack



- Bidirectional write current
- Fast write times
- Power scales favorably with process dimensions



					FP	GA
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns $^{(1)}$			
Toggle			Less than 25 ns $^{(1)}$			
TAS	0.124 nJ		25 ns prog. latncy.			
STT	Read 0.155 nJ Write 2.942 nJ	37 F ²	Read 4.7 ns Write 12.3 ns			
SRAM	0.151 nJ	146 F ²	4.7 ns			
DRAM	0.570 nJ	21 F ²	5.8 ns			
Flash		< 21 F ²				

Outline

What is MRAM?

MRAM devices

Memory Architecture

FPGA Architecture

Research Questions



Memory Architecture



Ē

Memory Architecture



- MRAM uses the same architecture. The difference is in the details.
- Durlam in 2003
 presented a 1-Mb test
 chip of an MRAM
 memory array using a
 1T1MTJ cell



1T1MTJ cell (FIMS)



- Consists of:
 - Word and bit line
 - MTJ
 - Isolation transistor

 Flux-concentrating cladding focuses magnetic field

Durlam 2003

Sense Amplifier

- Compares the resistance state of the MTJ to a reference value
- A reference cell creates a midpoint resistance between high and low states using 4 MTJs in a series-parallel combination.
- The sense amplifier clamps the voltage across the MTJ device in both the reference circuit and the memory array using a pair of current conveyors.
- The read current and reference current form a differential signal pair which is boosted and converted to a voltage.



1-Mb Test Chip



Fig. 9. Block diagram of 1-Mb MRAM.

Durlam 2003



Other MRAM Architectures

Toggle-MRAM

- Requires additional circuitry to generate timing signals for the write sequence.
- Writing a bit first involves reading the bit, then doing a conditional write.
- Not susceptible to the half-select problem.

STT-MRAM

 Promises better power scaling with process dimensions.



					FP	GA
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns $^{(1)}$	Prototyped		
Toggle			Less than 25 ns $^{(1)}$	Commercial		
TAS	0.124 nJ		25 ns prog. latncy.	?		
STT	Read 0.155 nJ Write 2.942 nJ	37 F ²	Read 4.7 ns Write 12.3 ns	Promising		
SRAM	0.151 nJ	146 F ²	4.7 ns	Commercial		
DRAM	0.570 nJ	21 F ²	5.8 ns	Commercial		
Flash		< 21 F ²		Commercial		

Outline

What is MRAM?

MRAM devices

Memory Architecture

FPGA Architecture

Research Questions



FPGA Architecture

Basic CLB





- Typical FPGA architecture consists of an array of CLBs with routing interconnects.
- A basic CLB contains a LUT and FF.
- Zhao proposes a TAS-MRAM-based LUT and FF that offers nonvolatility, and data security.



TAS-MTJ Read Circuit



- SRAM-based sense amplifier
- Magnetic orientation of MTJ couple are set opposite to each other
- SEN input senses the state of the MTJs

Zhao 2009



TAS-MTJ Write Circuit





- Two current sources involved in write operation:
 - Heat current raises the temperature of the MTJ above the blocking temperature of the AF layer
 - I_m current bidirectional current used to generate a low intensity magnetic field that switches the free layer of the device

35

Zhao 2009

TAS-MRAM-based 2-input LUT



- Four bits of configuration memory
- Each bit has two MTJs, a heat current, and an SRAM-based sense amplifier
- One global bidirectional current source is shared by all bits for the I_m current
- Programming is done in two phases (25 ns total):
 - First the "1" value is programmed
 - Then the "0" value is programmed



TAS-MRAM-based Nonvolatile Flip-Flop (TAS-FF)



Fig. 19. TAS-MRAM-based nonvolatile flip-flop.

- Uses a conventional Dflip-flop to operate at the normal speed of the FPGA
- Writes data into nonvolatile memory at a lower frequency

Zhao 2009

Compare and Contrast Architectures

MRAM Memory Architectures

- 1 transistor, 1 MTJ cell
- MRAM-based sense amplifier
 - Requires a reference cell and 2 current conveyors
- The memory array is sparsely accessed, so the area consumed by the sense amplifiers is amortized
- Minimize area per cell

FPGA Architectures

- Many transistors, 2 MTJ cells
- SRAM-based sense amplifier
 - 5 transistors
- Every nonvolatile bit accessed in parallel
- Minimize total area



					FP	GA
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns $^{(1)}$	Prototyped	Yes	High energy
Toggle			Less than 25 ns ⁽¹⁾	Commercial	?	?
TAS	0.124 nJ		25 ns prog. latncy.	?	Proposed	Slow
STT	Read 0.155 nJ Write 2.942 nJ	37 F ²	Read 4.7 ns Write 12.3 ns	Promising	Work in progress	Work in progress
SRAM	0.151 nJ	146 F ²	4.7 ns	Commercial	Commercial	Commercial
DRAM	0.570 nJ	21 F ²	5.8 ns	Commercial		
Flash		< 21 F ²		Commercial		



					FP	GA
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns $^{(1)}$	Prototyped	Yes	High energy
Toggle			Less than 25 ns $^{(1)}$	Commercial	?	?
TAS	0.124 nJ		25 ns prog. latncy.	?	Proposed	Slow
STT	Read 0.155 nJ Write 2.942 nJ	37 F ²	Read 4.7 ns Write 12.3 ns	Promising	Work in progress	Work in progress
SRAM	0.151 nJ	146 F ²	4.7 ns	Commercial	Commercial	Commercial
DRAM	0.570 nJ	21 F ²	5.8 ns	Commercial		
Flash		< 21 F ²		Commercial		



					FP	GA
Tech.	Energy	Area	Speed	Memory	Config.	Flip-Flop
FIMS	1.2 nJ		Less than 50 ns ⁽¹⁾	Prototyped	Yes	High energy
Toggle			Less than 25 ns ⁽¹⁾	Commercial	?	?
TAS	0.124 nJ		25 ns prog. latncy.	?	Proposed	Slow
STT	Read 0.155 nJ Write 2.942 nJ	37 F ²	Read 4.7 ns Write 12.3 ns	Promising	Work in progress	Work in progress
SRAM	0.151 nJ	146 F ²	4.7 ns	Commercial	Commercial	Commercial
DRAM	0.570 nJ	21 F ²	5.8 ns	Commercial		
Flash		< 21 F ²		Commercial		

Outline

What is MRAM?

MRAM devices

Memory Architecture

FPGA Architecture

Research Questions

Research Questions

- Is there a benefit using Toggle-MRAM in FPGAs?
- Is there a benefit using TAS-MRAM in memory arrays? Could the write speed be improved through buffering?
- What is the cause of long cool-down periods for TAS-MRAM? Can this be improved?
- Can simpler sense amp be designed using fewer transistors?
- Can a hybrid chip using TAS-MRAM for configuration memory and STT-MRAM for flip-flops be developed?

Conclusion

- Presented 3 papers in the area of magnetic random access memory (MRAM)
- Discussed the pros and cons of 4 types of MRAM devices
- Presented and compared MRAM memory and FPGA architectures
- Identified several potential areas for new or continued research

References

- Durlam, M. "A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects." IEEE Journal of Solid-State Circuits. May 2003.
- Reohr W. "Memories of tomorrow," vol. 18, pp. 17–27, Sept. 2002.
- Slaughter, J.M. "MRAM Technology: Status and Future Challenges." 14 May. 2004.
- Slaughter, J.M. "Materials for Magnetoresistive Random Access Memory." Annual Review of Materials Research. August 2009. Vol. 39: 277-296.
- Zhao, W. "TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA." ACM Transactions on Reconfigurable Technology and Systems (TRETS). 2009.

Backup Slides

Key Considerations in MRAM Development

- Tunneling resistance has an exponential relationship to the barrier thickness
- Resistance should be significantly larger than the series resistance of the isolation transistor
 - Necessary to maintain good uniformity of the resistance and magnetoresistance (MR) across the wafer area
- Criterion for feasibility the distribution of bit-to-bit resistance should have at least 6σ separation from the midpoint of low and high resistance states

Factors Contributing to the Width of the Resistance Distribution

- Variation in bit area (owing to lithography or etch variations)
- Process damage or veils created during the etch process
- Quality of the MTJ material itself
 - Certain imperfections in the MTJ layers produce tunneling "hot spots" that can carry a significant fraction of the current flowing through a small bit
 - These hot spots could be caused by small variations in thickness
 - Smoother barriers exhibit smaller hot spots in larger numbers
 - The use of amorphous and nanocrystalline materials in the layers beneath the tunnel barrier is critical for controlling this type of roughness.

MTJ barrier failure modes

- Two failure modes:
 - Time-dependent dielectric breakdown (TDDB) detected as an abrupt increase of junction current owing to a short forming through a tunnel barrier
 - Resistance drift a gradual reduction of the junction resistance over time that can eventually lead to reduced read margin and, therefore, increased error rate
- Both of these failure modes are accelerated by voltage bias and temperature

Dynamic Reconfiguration

- The SRAM-based sense amplifier will hold its output value until the SEN read input is applied.
- The LUT can be reprogrammed without disturbing the operation of the FPGA.
- The new configuration can be loaded by applying a signal to the SEN read input.



Multi-Context Configuration



- The TAS-LUT can support multiple contexts by modifying each bit:
 - Add a multiplexor to select between contexts (C0, C1).
 - Each context bit has its own heat current source.
 - All context bits share an SRAM-based sense amplifier.
- Writing using the I_m current is still done in 2 phases over all bits in the LUT.

Zhao 2009